

31046 U.S. PTO
10/033525

12/28/01

70943

BEST AVAILABLE COPY

PATENT NUMBER and
ISSUE DATE

U.S. UTILITY Patent Application

APPL NUM 10033525	FILING DATE 12/28/2001	CLASS 327 331	SUBCLASS 199	GAU 2816 2817	EXAMINER <i>he</i>
----------------------	---------------------------	---------------------	-----------------	---------------------	-----------------------

**APPLICANTS: Pullela Rajasekhar; Reinhold Mario;

**CONTINUING DATA VERIFIED:

THIS APPLICATION IS A CIP OF 09/746,989 12/22/2000
WHICH IS A CIP OF 09/415,602 10/08/1999 PAT 6,297,706

** FOREIGN APPLICATIONS VERIFIED:

PG-PUB DO NOT PUBLISH ☐

RESCIND ☐

Foreign priority claimed ☐ yes ☐ no
35 USC 119 conditions met ☐ yes ☐ no

Verified and Acknowledged Examiners's initials

ATTORNEY DOCKET NO

1298/1F986-US2

TITLE : Trans-admittance trans-impedance logic for integrated circuits

U.S. DEPT. OF COMM./PAT. & TM-PTO-436L (Rev. 12-94)

NOTICE OF ALLOWANCE MAILED		Assistant Examiner	CLAIMS ALLOWED		
			Total Claims	Print Claim for O.G.	
ISSUE FEE			DRAWING		
Amount Due	Date Paid	Primary Examiner	Sheets Drwg.	Figs. Drwg.	Print Fig.
<input type="checkbox"/> TERMINAL DISCLAIMER		PREPARED FOR ISSUE	Application Examiner		
<p>WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368, Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.</p>					

FILED WITH:

☐ DISK (CRF)

☐ CD-ROM

(Attached in pocket on right inside flap)